# 16 Analog Input, 4 Analog Output, 2 Digital I/O FOR M.2 AND PCI Express Mini Card Hardware Manual

MODELS

M.2- AND MPCIE-AIO16-16F FAMILY



#### CHAPTER 1: QUICK START


It is recommended that you install the software package before installing the card in your computer. Install the software<sup>1</sup> using our stand-alone installer downloaded from the website.

Run the installer you downloaded and follow the prompts to install the software for your device.

Once the software has been installed, shut down your system and carefully install the card.

Re-start your system. Once the computer finishes booting, your new I/O should already be installed and ready for use; you can confirm this by launching Device Manager and looking under the "Data Acquisition" section. If, for any reason, the device displays a warning triangle, right-click and select "Update Driver".

#### **CHAPTER 2: INTRODUCTION**



This manual is applicable to both the PCI Express Mini Card (mPCle) and M.2 card versions of this product. The registers, I/O and performance specifications are the same.

- PCI Express Mini Card (mPCle) type F1 or M.2 type 2280/2260, with latching I/O connector
- 2× 16-bit, Bipolar, Differential, A/D converters sampling at up to 1MHz, simultaneously
  - Software selectable as 16+0, 8+4, or 0+8 (Single-Ended + Differential Inputs)
  - 7 channel-by-channel programmable differential input ranges from ±0.3125V up to ±12V (48Vp-p)
  - A/D starts via software, external input, or periodic timer
  - A/D "Scan Start" mode optimizes inter-channel timing
  - High impedance, 8-channel input: 1 MΩ
  - 32k FIFO plus DMA for efficient, robust data streaming
- 2× Digital I/O pins with flexible secondary functions
- Four 16-bit analog outputs
  - 5 per-channel programmable ranges: 0V to 5V, 0V to 10V, ±2.5V, ±5V, ±10V
  - Outputs Drive ±10mA Guaranteed
  - FDS models support Waveform playback on 1, 2, 3, or 4 DACs simultaneously at up to 1MHz (aggregate)
- Onboard Watchdog with status output
- RoHS compliant standard

# **CHAPTER 3: HARDWARE**

This manual applies to th	ne following models:	VENDEV
M.2-/mPCle-AlO16-16FDS	A/D 16-bit, 2Msps, 4 D/A w/ timed DAC Waveform playback	494F:C0EB
M.2-/mPCle-AlO16-16F	A/D 16-bit, 2Msps, 4 D/A	494F:C0E8
M.2-/mPCle-AlO16-16A	A/D 16-bit, 1Msps, 4 D/A	494F:C0E9
M.2-/mPCle-AIO16-16E	A/D 16-bit, 500Ksps, 4 D/A	494F:C0EA
M.2-/mPCle-Al16-16F	A/D 16-bit, 2Msps	494F:80E8
M.2-/mPCle-Al16-16A	A/D 16-bit, 1Msps	494F:80E9
M.2-/mPCle-Al16-16E	A/D 16-bit, 500Ksps	494F:80EA
M.2-/mPCle-AIO12-16A	A/D 12-bit, 500Ksps, 4 D/A	494F:C058
M.2-/mPCle-AIO12-16	A/D 12-bit, 250Ksps, 4 D/A	494F:C059
M.2-/mPCle-AIO12-16E	A/D 12-bit, 100Ksps, 4 D/A	494F:C05A
M.2-/mPCle-Al12-16A	A/D 12-bit, 500Ksps	494F:8058
M.2-/mPCle-Al12-16	A/D 12-bit, 250Ksps	494F:8059
M.2-/mPCle-Al12-16E	A/D 12-bit, 100Ksps	494F:805A

The mPCIe-AI\* models are full-length "F1" mPCIe devices.

The M.2-AI\* models are 2280 M.2 with a breakaway for 2260 use with B & M keys..

All units are RoHS compliant.

#### INCLUDED IN YOUR PACKAGE

1× mPCle-AlO16-16F Family card


1×M.2-AIO16-16F Family card

Available accessories include:									
CAB-mPCle-AIO	9 inch panel-mount DB37M twisted pair cable assembly								
ADAP37F-MINI	Direct plug-on terminal board mates with DB37M on CAB-mPCle-AIO								
LF-BRK-P9259-37	Mounting bracket for DB37M on CAB-mPCle-AIO								
mPCle-HDW-KIT2	Mounting hardware for 2mm mPCle								
mPCle-HDW-KIT2.5	Mounting hardware for 2.5mm mPCle								

Contact the factory for information regarding additional accessories, options, and specials that may be available to best fit your specific application requirements, such as Industrial Temperature (-40°C to

# CHAPTER 4: CONFIGURATION SETTINGS

All configuration of this device is performed through software; there are no jumpers or switches to set.



<sup>&</sup>lt;sup>1</sup> In Linux or OSX please refer to github.com/accesio/apci.

# **CHAPTER 5: PC INTERFACE**

This product interfaces with a PC using a PCI Express Mini Card (mPCIe) connection; a small-form-factor, high-performance, rugged peripheral interconnect technology first introduced for use in laptops and other portable computers.

mPCIe's small size and powerful performance, combined with perfect software compatibility with PCI and PCIe peripheral designs, have led to its recent adoption as a go-to standard for embedded Data Acquisition and Control, and many other applications.


Although mPCle is a broadly-adopted industry standard, the actual connection to the computer shares a specification with mSATA: both mSATA and mPCle use the same edge-connector. In fact, well-designed PCs can automatically detect and configure their onboard connectors to work with either mPCle or mSATA devices — and, according to the standards for mPCle and mSATA they are *supposed* to do so! However, some PC manufacturers ship computers that *only* support mSATA devices. Please confirm in your PC documentation that your edge-connector is *actually* PCl Express Mini Card compliant before installing this, or any, mPCle card. Damage might occur if you install an mPCle device into a computer that only supports mSATA.

mPCIe defines mounting holes for securing the otherwise loose end of the card, so it is impossible for these cards to wiggle or flap themselves loose (which was a recurring problem with the older PCI Mini devices). Eliminating this concern for PCI Express Mini Cards is a major reason this standard has seen rapid adoption by the Data Acquisition and Control industry. Unfortunately, a variety of mounting standoff lengths exist; ACCES offers stand-off kits in both 2mm and 2.5mm sizes. Some computers may provide stand-offs. Please consult your computer manufacturer if it requires a different size.

The mPCIe standard, like its PCI Mini Card predecessor, was designed assuming use primarily in Laptop or Notebook and similar devices, where physical dimension is often the paramount design constraint. In Data Acquisition and Control applications low-weight and vibration tolerance tend to be of more concern.

# CHAPTER 6: I/O INTERFACE

Most customers will use the optional cable assembly CAB-mPCle-AlOs D-Sub Miniature 37-pin Male connector.



For Singled-Ended analog inputs connect GND to ADC COMMON.

Fully differential input signals must have a path to COMMON for the bias currents of both inputs. Without this path the inputs will float to either rail and exceed the input common mode range of the ADC resulting in a saturated input stage.

A Note About Unused Analog Inputs:

Any unused analog input should be connected to ground with a short jumper wire; either in the mating connector cable, or on the breakout terminal board. This will reduce / eliminate crosstalk

which, if left unchecked, can influence measurements of adjacent connected input channels.

CAB-mPCle-DE	337N	ИМ	ale 37-Pin Pinout
S.E. Signal (Diff)	Pi	in	Assignment
GND	1	20	GND
COMMON 0-7	2	21	ADC Ch 0 (Ch 0+)
ADC Ch 1 (Ch 0-)	3	22	ADC Ch 2 (Ch 2+)
ADC Ch 3 (Ch 2-)	4	23	ADC Ch 4 (Ch 4+)
ADC Ch 5 (Ch 4-)	5	24	ADC Ch 6 (Ch 6+)
ADC Ch 7 (Ch 6-)	6	25	GND
GND	7	26	DAC0
DAC1	8	27	DAC2
DAC3	9	28	GND
COMMON 8-15	10	29	ADC Ch 8 (Ch 8+)
ADC Ch 9 (Ch 8-)	11	30	ADC Ch 10 (Ch 10+)
ADC Ch 11 (Ch 10-)	12	31	ADC Ch 12 (Ch 12+)
ADC Ch 13 (Ch 12-)	13	32	ADC Ch 14 (Ch 14+)
ADC Ch 15 (Ch 14-)	14	33	GND
GND	15	34	GND
GND	16	35	GND
GND	17	36	GND
DIO1	18	37	DIO0
Digital GND	19		
Pin's 1 through 9 conr			•
Pin's 11 through 19 co	nne	ct to	ADC Sequencer #1

For customers needing deeper integration the on-card connector is a 40-pin latching Molex 501190-4017 connector. The mating connector is the Molex 501189-4010.

40-Pin latching	wire	e-to-	board connector
S.E. Signal (Diff)	Р	in	Assignment
ADC Ch 0 (Ch 0+)	1	2	DIO 0
ADC Ch 1 (Ch 0-)	3	4	DIO 1
ADC Ch 2 (Ch 2+)	5	6	GND
ADC Ch 3 (Ch 2-)	7	8	GND
ADC Ch 4 (Ch 4+)	9	10	GND
ADC Ch 5 (Ch 4-)	11	12	GND
ADC Ch 6 (Ch 6+)	13	14	Digital GND*
ADC Ch 7 (Ch 6-)	15	16	GND
COMMON 0-7	17	18	GND
GND	19	20	GND
GND	21	22	GND
ADC Ch 8 (Ch 8+)	23	24	DAC 0
ADC Ch 9 (Ch 8-)	25	26	DAC 1
ADC Ch 10 (Ch 10+)	27	28	DAC 2
ADC Ch 11 (Ch 10-)	29	30	DAC 3
ADC Ch 12 (Ch 12+)	31	32	GND
ADC Ch 13 (Ch 12-)	33	34	GND
ADC Ch 14 (Ch 14+)	35	36	GND*
ADC Ch 15 (Ch 14-)	37 <mark>38</mark>		GND*
COMMON 8-15	39	40	Digital GND

\*=These pins are not connected to the DB37 connector in our CAB-mPCle-AIO cable.

Alternately, custom hardware cables and/or interfaces can be produced to fit your specific application requirement.

# **CHAPTER 7: SOFTWARE INTERFACE**

#### How to use

The ADAS3022 is a flexible data acquisition system-on-chip that has numerous features and modes of operation, and additional modes and features are added by our advanced FPGA design.

This flexibility can seem overwhelming, but we've designed our AIOAIO.dll API to make using this ADC simple for 99% of customer use-cases, based on 30+ years of customer feedback.

We strongly recommend you ignore the register details provided in Chapter 7: Software Interface and the discussions regarding low-level control of the ADC in the second half of this chapter. Instead, simply refer to the AIOAIO Software Reference (.html) manual [link] and the source code to the variety of sample programs provided in the Software Installation Package [link].

**Tip:** Taking data from every channel can be as simple as calling "ADC\_GetImmediateScanV(0, rangeCode, &data);", which converts all channels at the specified range and stuffs the data (as double-precision floating point Voltages) into the data array. This function can be called many thousands of times per second. Please refer to the samples and the software reference for details on this and other available API functions, including how to acquire 1MHz data via callback or polling.

## **Advanced Topics**

#### BASIC, ADVANCED, AND NON-SEQUENCED MODES

The ADAS3022 uses the SEQ1:0 bits in the +38 and +3C control registers to select between non-sequenced mode, basic sequence mode, and advanced sequence mode.

SEQ1	SEQ0	Mode	Description
0	0	non-Sequenced	The ADAS will acquire data from the channel specified in the INx2:0 bits, at the gain specified in the Gain2:0 bits.
0	1	Modify Basic	Allows the gain and such to be modified while running a basic sequence, without starting conversions over at CHO.
		Sequence	
1	0	Advanced Sequence	Acquires Channel 0 using the gain selected via +18 bits 2:0. Conversion-starts will automatically cycle through the channels from CH0 through INx2:0, and each channel is acquired at the per-channel gain set in +18. The sequence repeats, starting at CH0 after INx2:0 is acquired.
1	1	Basic Sequence	Acquires channel 0 using the gain set in Gain2:0. Conversion-starts will automatically cycle through the channels from CH0 through INx2:0, but all channels are acquired using the gain set in Gain2:0 rather than using the gains from +18. The sequence repeats, starting at CH0 after INx2:0 is acquired.

#### SOFTWARE, PERIODIC, AND EXTERNAL START ADC CONVERSION TIMING MODES

ADC data can be acquired periodically, synchronous to an external digital input, or asynchronously via software command.

Single, Asynchronous: If the +10 ADC Timing divisor is zero then writing to +38 or +3C with bit 16 set (to 1) will initiate a single ADC Start Event under software control.

Periodic, Asynchronous: If the +10 ADC Timing divisor is non-zero, and the External ADC Trigger Digital Input Secondary function is *not* enabled, writing to +38 with bit 16 set will initiate a single ADC Start Event, and subsequent events will occur at the rate selected via +10's divisor. This is "software initiated periodic timed ADC" data. Note: configure +3C before this write to +38.

External Trigger, Periodic, Synchronous: If the +10 ADC Timing divisor is non-zero, and the External ADC Trigger Digital Input Secondary function is enabled, writing to +38 with bit 16 set ARMS the card to begin the periodic collection of ADC data. No data will be collected until the selected edge occurs on the ADC Trigger input. (Refer to +44 for additional details on the Digital I/O Secondary Functions.) Once triggered, data will be collected until manually stopped by writing +38 with bit 16 clear (or various resets, etc.).

External Start, Single, Synchronous: The digital input secondary function "ADC Start" can be configured to initiate individual ADC Start Events on a selected edge input.

#### SINGLE AND SCAN START MODES

Each ADC Start Event can be configured to start either a Scan of channels or a single channel conversion.

Single Start Mode: Writing to +38 with bit 18 clear (to 0) selects "Single Start Mode". Each ADC Start Event, regardless of source, will acquire one channel. No subsequent conversions will occur until the next ADC Start Event.

Scan Start Mode: Writing to +38 with bit 18 set (to 1) selects "Scan Start Mode". Each ADC Start Event will acquire the full configured sequence of channels, starting with CHO and proceeding through INx2:0, then no further data will be acquired until a subsequent ADC Start Event. The channels within this "scan" of data are acquired at the rate selected via +14. Bit 18 is ignored (assumed zero) if non-Sequenced mode is set (SEQ1:0=00) or if INx2:0==0.

# **Software Pro Tips:**

- Use our API. Avoid accessing the card registers unless you really know you need to. Contact us for any questions, we're here to help.
- Always use Advanced Sequencer Mode.
- Always prefer Scan Start Mode unless you have unusual timing needs.
- Set the periodic rate at +10, set the inside-scan channel rate at +14, configure External Trigger if you are using it, configure the per-channel gains at +18 and +1C, then write to +3C then +38 to Start or Arm (in Software or ADC Trigger modes, respectively) the Periodic Scans.

# **Register Overview**

Register	Read		Register Description
Offset [hex]	/Write	Register Name	Note: All registers 4-68 must be accessed as 32-bits. Only +0 and +1 are 8-bits
+0	RW	Resets and Power	Board and Feature Reset command bits and ADC Power-Down control bit and status
+4	RW	DAC Control/Status	DAC (LTC2664) Command Register bits and DAC status bits
+8*	W	DAC Waveform Divisor	DAC Waveform Points/second divisor = Base Clock / DAC Waveform Rate (this register)
+C	R	Base Clock	Frequency of the ADC Sequencer Base Clock (Hz) used to calculate the ADC Rate Divisor for desired conversion rates
+10	W/R	ADC Rate Divisor	ADC Start Rate = Base Clock / ADC Rate Divisor (this register)
+14	W/R	ADC Rate Divisor #2	Controls rate of channels inside each scan when running in scan-start mode
+18	W/R	ADC #0 ADV Sequence Gain	Each nybble controls the gain code (input range) of the respective ADC channel (0-7)
+1C	W/R	ADC #1 ADV Sequence Gain	Each nybble controls the gain code (input range) of the respective ADC channel (8-15)
+20	W/R	ADC FAF Threshold	ADC FIFO Almost Full Threshold, can be enabled to generate IRQs when the threshold amount of ADC data is available in the FIFO
+28	R	ADC FIFO Count	ADC FIFO Depth: read to determine how much data is available in the FIFO
+30	R	ADC FIFO Data	ADC FIFO
+38	W/R	ADC #0 Control	ADAS3022 #0 and ADC Control bits
+3C	W/R	ADC #1 Control	ADAS3022 #1
+40	W/R	IRQ Enable / Status	IRQ Latch Clear bits and IRQ Enable Control bits / IRQ Latch Status and IRQ Enable Status
+44	W/R	DIO Data	2-bits of DIO Data
+48	W/R	DIO Control	Digital Secondary Function enable bits and direction control for each I/O Group (DIO 1 and DIO 0)
+4C		Watchdog Control	
+50*	RW	DAC Waveform FIFO	Write DAC Control values here to load into the DAC Waveform FIFO; read to determine how many samples are in the FIFO
+54*	W	DAC Waveform DACs/Point	Write 1, 2, 3, or 4 to configure how many samples are written from the DAC Waveform FIFO to the DACs on each DAC Waveform tick
+58*	R	DAC Waveform FIFO Size	Size of the DAC Waveform FIFO (+50) in number of 32-bit DAC control values (0x2000 is typical)
+68	R	Revision	FPGA code revision

Note \*: These registers are only functional on the FDS models.

All these registers can be operated from any operating system using any programming language, using either no driver at all (kernel mode, Linux ioperm(3), DOS, etc.) or using one of the ACCES provided drivers (AIOWDM / AIOAIO [for Windows], APCI [for Linux & OSX]), or using any 3<sup>rd</sup> party APIs such as provided with Real-Time OSes. Addresses not explicitly documented are reserved and should not be accessed.

Note: This device uses 64-bit Base Address Registers (BAR[0]); BAR[0] is actually composed of BAR[1]:BAR[0] where BAR[1] provides the upper 32-bits of the 64-bit address. Similarly, BAR[2] is composed of BAR[3]:BAR[2]. For ease of reading we refer to BAR[3]:BAR[2] as "BAR[2]" herein.

#### REGISTER DETAILS

Register bits labeled UNUSED or RSV are reserved and should be cleared to zero in all write operations and ignored in all read operations.

Resets	esets and Power, Offset +0 of 64-bit Memory BAR[2] Read/Write 32-bits only									
bit	D31 THROUGH D7		D6	D5	D4	D3	D2	D1	D0	
Name	UNUSED		RST FIFO	RST DIO	UNUSED	RST DAC	PD ADC	RST ADC	RST BOARD	
	RST FIFO:	Writing with bit D6 set w	ill reset the ADC FIF	O, returning it to th	e power-on / reset	state: emptying the	e FIFO by throwing	away the contents.		

Writing with bit D5 set will reset the Digital I/O circuits to their power-on / reset state: returning all I/O Groups to input mode and disabling secondary RST DIO:

functions.

Writing with bit D3 set will reset the Analog Output circuits to their power-on / reset state: ±10V range on all DAC outputs with 0V on each output. RST DAC:

PD ADC: Writing a 1 will power the ADAS3022 down. Write a 0 to power the ADAS3022 back up. Only this bit does not auto-clear to zero on write.

RST ADC: Writing a 1 will reset the Analog Input circuits to their power-on / reset state: see each ADC Register for more details

RST BOARD: Writing a 1 will reset the entire device to its power-on / reset state.

All RST bits are "command" bits: a 1 causes the reset to occur, and the reset clears the 1.

# DAC Control Offset +4 of 32-bit Memory BAR[2] Read/Write 32-bits only

	,		,[_],		,							
bit	D31	D30	D29	D28	D27-D24	D23 th	hrough	D20	D19 thro	ough	D16	D15 through D0
Name	DAC SPI busy	unused	DAC Waveform Running	DAC FHE	unused	C3 C	2 C1	CO	A3 A2	A1	A0	16-bit DAC Counts (0-FFFF)

Bits 31, 29, and 28 are read-only. Bits 29 and 28 only exist on the FDS models.

Bit 31: If set the DAC SPI bus is busy; avoid writing to +4 while this bit is set

Bit 29: If set the DAC Waveform Playback is in-process

Bit 28: If set the DAC Waveform FIFO is less than half full

Please refer to the LTC2664 Data Sheet for details regarding bits D23-D0

Consult the AIOAIO Software Reference, or our sample programs' source, to avoid the hassle:

DAC SetRange1(iBoard, iChannel, iRange);

DAC OutputV(iBoard, iChannel, double Voltage);

#### DAC Waveform Rate Divisor, Offset +8 of 32-bit Memory BAR[2] Read/Write 32-bits only

Write a 32-bit divisor to control the speed at which DAC Waveform playback occurs (Points per second). Each timeout of this clock causes the DACs to simultaneously output the last loaded values; the FPGA then writes the next Point from the DAC Waveform FIFO to the DAC chip. A Point consists of 1, 2, 3, or 4 DAC control words as specified at +54.

DAC Waveform Rate Divisor = integer(Base Clock ÷ Target DAC Waveform Output Rate)

Actual DAC Waveform playback (Points/second) Rate (Hz) = Base Clock ÷ DAC Waveform Rate Divisor

FDS models only

ACCES I/O Products, Inc. MADE IN THE USA 6

mPCle- and M.2-AlO16-16F Family Manual

Rev B7d

#### Base Clock, Offset +C of 32-bit Memory BAR[2]Read Only 32-bits only

Base Clock:

Reading this 32-bit register returns the speed (in Hertz) of the clock used to generate ADC Start Conversions. Typical value is 50Million (50MHz), but for broadest compatibility software should always read this register during init, and always use the read value when calculating what, if any, divisors to write to the ADC Rate Divisor, DAC Waveform Rate Divisor, and Watchdog timeout registers.

#### ADC Rate Divisor, Offset +10 of 32-bit Memory BAR[2] Read/Write 32-bits only

ADC Rate Divisor: Write a 32-bit divisor to the ADC Rate Divisor register to control the speed at which ADC Conversions occur in selected ADC Conversion Start Modes.

ADC Rate Divisor = integer(Base Clock ÷ Target ADC Start Rate)

Actual ADC Start Rate (Hz) = Base Clock ÷ ADC Rate Divisor

In ADC Scan Start mode each timeout of the +10 divisor begins a scan of channels. In all other modes the +10 rate selects the conversion rate per-channel.

#### ADC Rate Divisor #2. Offset +14 of 64-bit Memory BAR[2] Read/Write 32-bits only

Write a 32-bit divisor to the ADC Rate Divisor #2 register to control the speed at which ADC Conversions occur within each scan when running in ADC ADC Rate Divisor #2: Scan Start Modes.

In "ADC Scan" start modes only, one Scan of ADC CH0 through the channel selected in +38 INx2:0 bits occurs at the rate selected at +10. During each Scan the first channel is converted immediately, and subsequent channels are acquired at the rate selected at +14.

# ADC Advanced Sequencer Gain Control, Offset +18 of 32-bit Memory BAR[2] Read/Write 32-bits only

bit	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	RSV	AIN 7	GAIN	12:0	RSV	AIN 6	GAIN	N2:0	RSV	AIN 5	GAIN	12:0	RSV	AIN 4	I GAIN	12:0	RSV	AIN 3	3 GAIN	N2:0	RSV	AIN 2	GAI	N2:0	RSV	AIN	1 GAI	N2:0	RSV	AIN	0 GAI	N2:0

Each nybble configures the gain of the corresponding Analog Input channel ONLY when the ADC is running in Advanced Sequenced mode.

Table 1 - Gain Codes

GAIN2:0	D2	D1	D0	Range	Range	μV/Count	Differential rejection	Notes
"gain code"				Volts <i>per pin</i> 1	V p-p, MAX <sup>1</sup>		V	
0	0	0	0	±12	49.15	750		The voltage range is shown as recommended max voltage per input
1	0	0	1	±5	20.48	312.5	±5.12	pin.
2	0	1	0	±2.5	10.24	156.3	±7.68	
3	0	1	1	±1.25	5.12	75.13	±8.96	The recommendation is slightly narrower than max to allow
4	1	0	0	±0.625	2.56	39.06	±9.60	calibration.
5	1	0	1	±0.3125	1.28	19.53	±9.92	
7	1	1	1	±10	40.96	625		The voltages that can be <i>measured</i> , between the + input and the – or COMMON inputs, are double: the ±12V range will return voltages between +24V and -24V, or "48V p-p".

Gain code 6 (110) is reserved and will result in undefined behavior

Note 1: Applying +V to IN+ and -V to IN- (or ADC COMMON) results in 2×V span; reversing the voltage polarity results in another 2×V span, for a total Peak-to-Peak measurement capability of 4×V p-p

# ADC Advanced Sequencer Gain Control #2, Offset +1C of 32-bit Memory BAR[2] Read/Write 32-bits only

bit	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	RSV	AIN 1	5 GAII	N2:0	RSV	AIN 1	.4 GAI	N2:0	RSV	AIN 1	3 GAI	N2:0	RSV	AIN 1	2 GAI	N2:0	RSV	AIN 1	.1 GAI	N2:0	RSV	AIN 10	O GAI	N2:0	RSV	AIN	9 GAI	N2:0	RSV	AIN	8 GAI	N2:0

Each nybble configures the gain of the corresponding Analog Input channel ONLY when the ADC is running in Advanced Sequenced mode.

ACCES I/O Products, Inc. MADE IN THE USA mPCle- and M.2-AlO16-16F Family Manual Rev B7d

ADC F	IFO Almost Full IRQ Threshold, Offset +20 of 32-bit Memory BAR[2] Read/Write 32-bits only	
bit	D31 through D12	D11 through D0
Name	UNUSED	FAF

FAF: Write any 12-bit value (0..4095) to set the amount of entries in the ADC FIFO allowed to accumulate before a FIFO Almost Full IRQ is fired. In Software ADC Start mode (ADC Rate Divisor (+10) cleared to zero) the FIFO is 32-bits wide, able to hold up to 4095 conversion results (+statuses). In all other ADC Start Modes the ADC FIFO is 64-bits wide, holds two ADC Conversions (+statuses) per FIFO entry and the FIFO thus holds 8190 conversion/status pairs. Refer to the ADC FIFO (+30) register description for more details.

ADC FI	ADC FIFO Count, Offset +28 of 32-bit Memory BAR[2] Read-Only 32-bits only						
bit	D31 through D12	D11 through D0					
Name	UNUSED	FIFO Count					

FIFO Count: Read FIFO Count to determine how many entries the ADC FIFO contains.

In Software ADC Start Mode (ADC Rate Divisor (+10) cleared to zero) the FIFO Count determines how many ADC Conversions (+statuses) are held in the FIFO. Read the ADC FIFO this many times to gather the acquired ADC Data.

In all other modes the FIFO Count reports the number of *pairs* of ADC Conversions are available in the FIFO. Were you to read the data from the ADC FIFO (+30) you would read two 32-bit values per FIFO Count to gather the acquired data. However, in these modes it is generally best to let DMA transfer the FIFO data, which is performed at the native 64-bit FIFO width.

ADC F	C FIFO Data, Offset +30 of 32-bit Memory BAR[2] Read-Only 32-bits only												
bit	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22 through D20	D19	D18 through D16	D15 through D0
Name	INVALID=1	RUNNING	UNUS	ED									
	0 ("VALID")	RSV	DIO1	DIO0	RSV	RSV	TEMP	MUX	SEQ	Channel2:0	Diff	Gain2:0	ADC Counts (Two's complement)

ADC FIFO Data: Read the RAW-format ADC Conversion results (in twos-complement 16-bit form) and the associated status word.

INVALID: If INVALID is SET then all other bits are undefined, and the entry should be discarded. This can occur if you read from the ADC FIFO while the ADC FIFO Count

(+28) is zero.

RUNNING: SET indicates the ADC Sequencer is operating, taking either periodic (timer-driven) conversions or via the external ADC Start secondary digital function.

DIO1:0: These bits indicate the state of the corresponding digital I/O pin at the time the paired ADC Conversion was sampled.

TEMP: If TEMP is SET the ADC Counts are acquired from the ADAS3022's onboard temperature sensor rather than from an analog input channel. Refer to ADC Control

(+38) for more information about acquiring the temperature data.

MUX: If MUX is SET the ADC Counts are acquired from the ADAS3022's Auxiliary Mux inputs rather than from the normal Analog Input Channels. Note, the mPCle-

AIO16-16F does not have anything usefully connected to the Aux Mux inputs and you should not bother acquiring data from them.

SEQ: The SEQ bit indicates which ADC the data is from, and can be thought of as Channel:3. That is, if SEQ is set add +8 to the channel reported by the Channel2:0

bits.

Channel 2:0: The 3 Channel bits indicate from which Analog Input the paired ADC Counts were sampled. Refer to ADC Control (+38) for important information about the

Channel bits re Differential operation.

Diff: SET indicates the paired ADC Counts were sampled in Differential mode. Refer to ADC Control (+38) for important information about the Channel bits re

Differential operation.

Gain2:0: The 3 Gain bits indicate at what gain code the paired ADC Counts were sampled. Refer to the gain code table in ADC Advanced Sequencer Gain Control (+18)

for how to interpret the Gain bits.

ADC Counts: 16-bit two's complement ADC counts, the ADC conversion result from the samples Channel at the specified Gain, sampled in Differential or Singled-ended /

Pseudo-Differential mode as indicated by the Diff bit (D19).

Please refer to the "Software Tips" section for details on how to translate RAW-format ADC data into Volts — or skip the hassle and use our AlOAIO.dll API Library:

ADC\_GetImmediateV(iBoard, pVolts, iChannel, iRange);, ADC\_GetImmediateScanV(iBoard, pVolts[]); etc.

ADC C	ontrol, Offset +38 of 32-bit Mem	ory BAR[2] F	Read/Write	32-bits	only											
bit	D31 through D19	D18	D17	D16	D15	D14 through D12	D11	D10	D9 through D7	D6	D5	D4	D3	D2	D1	D0
Name	UNUSED	SCAN	CONFIG	GO	RSV	INx2:0	COM	RSV	Gain2:0	/MUX	SEQ1	SEQ0	/TEMP	RSV	CMS	RSV

Controls ADAS #0, channels 0-7

The ADAS3022 is a very flexible ADC module and we highly recommend you use the AIOAIO.dll-provided API to avoid needing to know the following information.

SCAN: If SCAN is set (to 1) AND INx2:0 is non-zero then each "ADC Start" event will acquire channels 0 through INx2:0 at the rate specified in +14.

CONFIG: If CONFIG is set then the ADC control bits (D15 through D0 of this register) will be written to the ADAS3022

GO: If GO is set then, if +10 is non-zero the card will begin taking ADC conversions or scans at the rate set via +10; if +10 is zero then a single ADC conversion or scan will be taken.

INx2:0: INx specifies the individual channel to convert (in non-sequenced modes) or the last channel of the 0-INx sequence to be converted.

COM: If COM is set then each conversion will be the measurement between the IN+ pin and COMMON (single-ended or pseudo-differential mode). If COM is clear then differential mode is set, and each conversion will be the measurement between the IN+ and IN- pins.

Gain2:0: If BASIC or non-sequenced mode is configured via the SEQ1:0 bits then Gain2:0 selects the gain to be used for the conversion(s) commanded. If advanced sequence mode is configured then these bits are ignored (bits 2:0 at +18 take precedence in advanced sequencer mode)

/MUX: All users should set this bit to "1" unless otherwise instructed by the factory. If MUX is clear (0) then the conversion will be from the auxiliary mux inputs (in non-sequencer mode) or the sequence will include the aux input (sequencer modes). Not recommended.

SEQ1:0: Use "00" for non-sequenced mode and "10" for advanced sequencer mode. "11" sets basic sequencer mode, and "01" updates the basic sequence-in-progress. Not recommended.

/TEMP: If TEMP is clear (0) then the conversion will be from the onboard temperature reference (in non-sequencer mode) or the sequence will include the temperature input (sequencer modes). Not recommended. Most users should set this bit to 1.

CMS: Must be set if conversion will occur slower than 1kHz. Must be clear if conversions will occur faster than 900kHz.

ADC C	ontrol #2, Offset +3C of 32-bit M	emory BAR[	2] Read/Wri	te 32-b	its only	У										
bit	D31 through D19	D18	D17	D16	D15	D14 through D12	D11	D10	D9 through D7	D6	D5	D4	D3	D2	D1	D0
Name	UNUSED	RSV	CONFIG	RSV	RSV	INx2:0	COM	RSV	Gain2:0	/MUX	SEQ1	SEQ0	/TEMP	RSV	CMS	RSV

Controls ADAS #1, channels 8-15. Refer to +38, ADC Control #1, for details.

	IRQ Enable/Clear and Status, Offset +40 of 64-bit Memory BAR[2] Read/Write 32-bits only																					
bit	D31	D30	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		D25										D10										
Name	WDG	UNUSED	EXT1	EXT0	LDAC	FOF	FAF	DTO	DDONE	ADCSTART	ADCTRIG	UNUSED	enDACFHE	enEXT1	enEXT0	enLDAC	enFOF	enFAF	enDTO	enDDONE	enADCSTART	enADCTRIG

Read IRQ Status to determine which/if any IRQs have fired (D23...D16), if the Watchdog has Barked (D31), and which IRQs are enabled (D9...D0):

WDG: If WDG is SET then the Watchdog Timer has Barked (timed out). Refer to Watchdog Control (+4C) for details on using the Watchdog Timer feature.

EXTn: If EXTn is SET then an IRQ has been fired from the DIOn Secondary Function "External IRQn". Refer to DIO Control (+48) for details on DIO Secondary Functions.

LDAC: If LDAC is SET then an IRQ has been fired from the DIO 1 Secondary Function "LDAC". Refer to DIO Control (+48) for details on DIO Secondary Functions.

FOF: If FOF is SET then an IRQ has been fired because the ADC FIFO has Overrun: More data was acquired than fit in the ADC FIFO.

FAF: If FAF is SET then an IRQ has been fired because the ADC FIFO Count (+28) has reached the configured FIFO Almost Full IRQ Threshold (+20).

DTO: If DTO is SET then a DMA Timeout IRQ has been fired.

DDONE: If DDONE is SET then a DMA Done IRQ has been fired.

ADCSTART: If ADCSTART is SET then an IRQ has been fired from the DIO 0 Secondary Function "ADCSTART". Refer to DIO Control (+48) for details on DIO Secondary Functions.

ADCTRIG: If ADCTRIG is SET then an IRQ has been fired from the DIO 0 Secondary Function "ADCTRIG". Refer to DIO Control (+48) for details on DIO Secondary Functions.

enDACFHE: If enDACFHE is SET then an IRQ will fire when the DAC Waveform FIFO drops below half (FDS models only). The IRQ status bit is defined in +4 read.

Bits D9 through D0 indicate if the corresponding IRQ has been enabled.

Write IRQ Status bits SET to clear the latched IRQ Status bit(s). Typically, code will read +40 and write the value to +40 to clear all detected IRQs and leave the IRQ enables unchanged. Write IRQ Enable bits SET to enable corresponding IRQ sources.

DIO D	ata, Offset +44 of 32-bit Memory BAR[2] Read/Write 32-bits only		
bit	D31 through D2	D1	D0
Name	UNUSED	DIO1	DIO0

Read DIO Data to read the digital input pins or to readback the last commanded digital output state.

Write to DIO Data to configure the digital pin(s)' high/low state for those bits in I/O Groups configured as Outputs. SET bits will output high voltage, CLEAR bits will output GND. Refer to DIO Control (+48) for how to configure the input vs output direction of each I/O Group.

DIO	Cor	ntrol, Offse	t +48 of 3	32-bit Mem	ory BAR[2	2] Read/Wri	te 32-bit	s only								
b	it	D31D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15 D2	D1	D0
Nam	e	UNUSED	enWDG	edgeEXT1	enEXT1	edgeEXT0	enEXT0	edgeLDAC	enLDAC	edgeSTART	enSTART	edgeTRIG	enTRIG	UNUSED	I/O Group 1	I/O Group 0

Write DIO Control to enable Digital Secondary Functions, and to control the input vs output direction of each Digital I/O Group.

enWDG: SET enWDT to enable the "WDT Output Status" Digital Output Secondary Function on DIO 1. DIO 1 (I/O Group 1) becomes an output and indicates the state of

the Watchdog Feature.

enEXTn: SET enEXTO or enEXT1 to enable the corresponding "External IRQ" Digital Input Secondary Function on DIO 0/1 so the selected edge on the input will

(optionally) generate IRQs.

enLDAC: SET enLDAC to enable the "External LDAC" Digital Input Secondary Function on DIO1 so the selected edge will cause the DACs to update and optionally

generate an IRQ.

ACCES I/O Products, Inc. MADE IN THE USA 10

mPCle- and M.2-AlO16-16F Family Manual Rev B7d

enSTART: SET enSTART to enable the "ADC Start Conversion" Digital Input Secondary Function on DIO 0 so the selected edge will cause an ADC Start Event and optionally

generate an IRQ.

enTRIG: SET enTRIG to enable the "ADC Trigger" Digital Input Secondary Function on DIO 0 so the selected edge will trigger timed ADC conversions and optionally

generate an IRQ. Consult the "Software Tips" section for details on using ADC Trigger.

Each Digital Input Secondary function has a configurable active edge, rising or falling. SET the corresponding edgeXXX bit to select rising edge, CLEAR the bit for falling edge.

I/O Group1:0 SET each bit to configure the digital I/O bit in the associated I/O Group for use as digital outputs. CLEAR a bit to configure the I/O Group for use as inputs.

(D0 is I/O Group 0 which controls the output vs input direction of DIO 0; D1 is I/O Group 1 which controls the direction of DIO1)

## Watchdog Control, Offset +4C of 64-bit Memory BAR[2] Read/Write 32-bits only

bit D31 D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

Name | Watchdog Timeout

Write the number of Ticks (which occur at the Base Clock Rate (+C)) before the Watchdog should timeout ("Bark"); e.g., for a one-second timeout period write the value read from +C to +4C.

When the Watchdog Barks the board is RESET as if just powered on (or as if a 1 is written to the Resets and Power (+0) register) with the following exceptions:

If enWDG, the "WDT Output Status" DIO Secondary Output Function is enabled then DIO 1 remains an output and asserts 0.

Bit D31 of the IRQ Enable/Clear and Status (+40) "WDG" is latched SET to indicate that the Watchdog timed out.

Write 0 to the Watchdog Timeout (+4C) register to disable the Watchdog Feature.

#### DAC Waveform FIFO, Offset +50 of 64-bit Memory BAR[2] Read/Write 32-bits only

DAC Waveform FIFO: Write DAC commands to load the DAC Waveform FIFO. Generally 0x000nCCCC where n is the DAC# and CCCC is the counts.

Read returns the number of control values currently in the FIFO.

FDS models only

# DAC Waveform DACs/Point, Offset +54 of 64-bit Memory BAR[2] Read/Write 32-bits only

DAC Waveform DACs/Point: Write 1, 2, 3 or 4 to specify how many DACs are being used for Waveform Playback.

FDS models only

#### DAC Waveform FIFO Size, Offset +58 of 64-bit Memory BAR[2] Read 32-bits only

DAC Waveform FIFO Size: Read to determine the DAC Waveform FIFO size in 32-bit DAC command values. Typically 0x2000, or 8192 values.

FDS models only

In Windows<sup>1</sup>, please consult the various samples (C#, Delphi, and more) to explore how to program the device. The AIOAIO Software Reference Manual.pdf provides reference material covering all AIOAIO Library APIs. A quick reference of the most-applicable functions is provided, below:

Under certain circumstances the following information might prove useful:

ACCES I/O Products, Inc.

<sup>&</sup>lt;sup>1</sup> In Linux or OSX please refer to the documentation at github.com/accesio/apci.

PCI Expr	PCI Express Mini Card Plug-and-Play Data							
BAR[n]	Description							
1:0	DMA Registers							
3:2	I/O Registers							

#### NOTE ABOUT PERFORMANCE

The PCI Express bus and the PCI Express Mini Card standard are capable of very high bandwidth, but the latency per-transaction is roughly the same as all the other busses – it hasn't improved in decades. This means you can expect to usually see a not-less-than 1MHz transaction rate. Typical rates exceed 3MHz [0.3µs].

Unfortunately, modern Operating Systems have introduced a new source of latency, the kernel / userland division. Application code runs in userland, which must transition to the kernel in order to perform any hardware operation. This transition adds quite a lot of latency, which varies between different OSes, motherboards and revisions thereof, etcetera. A Windows XP system can see an additional 7µs per transaction; a modern computer might see 3µs or less. Any transaction from the kernel itself, however, avoids this additional overhead.

Real-time operating systems will enable the highest transaction rates possible, all the way up to the hardware limits.

The latest information can always be found on the product page on the website. Here are some useful links:

#### Links to useful downloads

ACCES web site <a href="https://accesio.com">https://accesio.com</a>

Product web page accesio.com/mPCle-AIO16-16F

This manual accesso.com/MANUALS/M.2- mPCIe-AlO16-16F.pdf

Install Package accesio.com/files/packages/M.2- mPCIe-AIO16-16F Install.exe

Linux / OSX github.com/accesio/APCI

# **CHAPTER 8: SPECIFICATIONS**

PC Interface	PC Interface									
PCI Express Mini Card	Type F1 "Full Length"									
M.2	B & M keyed 2280 with breakaway for 2260 use									

s
Successive approximation
16-bit differential bipolar ADC
2 Msps aggregate (1MHz per simultaneous ADC)
16+0, 8+4, or 0+8 (SINGLE-ENDED + DIFFERENTIAL) (software selectable)
±12, ±10, ±5, ±2.5, ±1.25, ±0.625, ±0.3125 V with 0, 0, ±5.12, ±7.68, ±8.96, ±9.60, ±9.92 V common mode rejection, respectively
Factory options
±0.6 LSB to ±1.5 LSB depending on gain
16 bits
>500ΜΩ
Software Start, Timer Start, External Start, Externally Triggered Timer Start
Single Channel or Scan
Current limiting through 2000 $\Omega$
-120 dB @ 10 kHz

<b>Analog Outpu</b>	Analog Outputs									
Number	4									
Type:	Single-ended									
Resolution:	16-bit									
Bipolar Ranges:	±2.5 V, ±5 V, ±10 V									
Unipolar Ranges:	0-5 V, 0-10 V									
Settling Time	20 μs typical, +/-10 V (+/-1 LSB at 16 bits)									
Output Current	max ±10 mA per channel									

Digital Input /	Output	Interface
Digital Bits		2, individually direction controllable
Performance		1 μs per transaction max
		(~3.5 μs in non-kernel Windows)
Digital Inputs	Logic High	2.0 V to VCCIO (3.3 VDC, 5 VDC tolerant)
	Logic Low	0V to 0.8 V
Digital Outputs	Logic High	2.0 V (min) 24 mA source
	Logic Low	0.55 V (max) 24 mA sink

	, ,
Power	
Power required	+3.3VDC @ 225mA (idle) 320mA (full load)
(from mPCle Bus)	+1.5VDC @ 280mA (idle) 295mA (full load)
M.2	+3.3VDC @ 505mA (idle) 615mA (full load)

Environmental				
Temperature	Operating	0°C to +70°C -40°C to +85°C (-T option)		
	Storage	-40°C to +105°C		
Humidity		5% to 95% RH, non-condensing		
Dimensions, mPCle	Length	50.95mm (2.006")		
	Width	30.00mm (1.181")		
Dimensions, M.2	Length	80 mm (2280); breakaway for 60 mm (2260)		
	Width	22 mm		
Weight	mPCle	6.0 g		
	M.2	6.2 g		

I/O Interface Connectors		
On card	Molex 501190-4017 40-pin latching	
Mating	Molex 501189-4010	
On-cable	Male, D-Sub Miniature, 37-pin	
Mating	Female, D-Sub Miniature, 37-pin	

Model Options		
-T	Extended Temperature Operation (-40° to +85°C)	
-I / -ID	4-20mA inputs (Singled-ended / Differential)	
-PD	Pull downs on digital bits	
-Sxx	Special configurations (10-50mA inputs, input voltage	
	dividers, conformal coating, etc.)	

# **CHAPTER 9: CERTIFICATIONS**

# CE & FCC

These devices are designed to meet all applicable EM interference and emission standards. However, as they are intended for use installed on motherboards, and inside the chassis of industrial PCs, important care in the selection of PC and chassis is important to achieve compliance for the computer as a whole.

#### UL & TUV

Neither DC voltages above 3.3V, nor AC voltages of any kind, are consumed or produced during normal operation of this device. This product is therefore exempt from any related safety standards. Use it with confidence!

## ROHS / LEAD-FREE STATEMENT

All models are produced in compliance with RoHS and various other lead-free initiatives.

#### WARNING

A SINGLE STATIC DISCHARGE CAN DAMAGE YOUR CARD AND CAUSE PREMATURE FAILURE! PLEASE FOLLOW ALL REASONABLE PRECAUTIONS TO PREVENT A STATIC DISCHARGE SUCH AS GROUNDING YOURSELF BY TOUCHING ANY GROUNDED SURFACE PRIOR TO TOUCHING THE CARD.

ALWAYS CONNECT AND DISCONNECT YOUR FIELD CABLING WITH THE COMPUTER POWER OFF. ALWAYS TURN COMPUTER POWER OFF BEFORE INSTALLING A CARD. CONNECTING AND DISCONNECTING CABLES, OR INSTALLING CARDS, INTO A SYSTEM WITH THE COMPUTER OR FIELD POWER ON MAY CAUSE DAMAGE TO THE I/O

# CARD AND WILL VOID ALL WARRANTIES, IMPLIED OR EXPRESSED.

#### WARRANTY

Prior to shipment, ACCES equipment is thoroughly inspected and tested to applicable specifications. However, should equipment failure occur, ACCES assures its customers that prompt service and support will be available. All equipment originally manufactured by ACCES which is found to be defective will be repaired or replaced subject to the following considerations:

#### **GENERAL**

Under this Warranty, liability of ACCES is limited to replacing, repairing or issuing credit (at ACCES discretion) for any products which are proved to be defective during the warranty period. In no case is ACCES liable for consequential or special damage arriving from use or misuse of our product. The customer is responsible for all charges caused by modifications or additions to ACCES equipment not approved in writing by ACCES or, if in ACCES opinion the equipment has been subjected to abnormal use. "Abnormal use" for purposes of this warranty is defined as any use to which the equipment is exposed other than that use specified or intended as evidenced by purchase or sales representation. Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES.

#### TERMS AND CONDITIONS

If a unit is suspected of failure, contact ACCES' Customer Service department. Be prepared to give the unit model number, serial number, and a description of the failure symptom(s). We may suggest some simple tests to confirm the failure. We will assign a Return Material Authorization (RMA) number which must appear on the outer label of the return package. All units/components should be properly packed for handling and returned with freight prepaid to the ACCES designated Service Center, and will be returned to the customer's/user's site freight prepaid and invoiced.

#### COVERAGE

FIRST THREE YEARS: Returned unit/part will be repaired and/or replaced at ACCES option with no charge for labor or parts not excluded by warranty. Warranty commences with equipment shipment.

FOLLOWING YEARS: Throughout your equipment's lifetime, ACCES stands ready to provide on-site or in-plant service at reasonable rates similar to those of other manufacturers in the industry.

#### **EQUIPMENT NOT MANUFACTURED BY ACCES**

Equipment provided but not manufactured by ACCES is warranted and will be repaired according to the terms and conditions of the respective equipment manufacturer's warranty.

### DISCLAIMER

The information in this document is provided for reference only. ACCES does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of ACCES, nor the rights of others.

# PCI EXPRESS MINI CARD STANDARD NOTICE AND EXCEPTION

The mPCI-DIO-24S family of devices are fully compliant with PCI Express Mini Card v1.2.